Abstract Analogue circuits synthesised by means of open-ended evolutionary algorithms often have unconventional designs. However, these circuits are typically highly compact, and the general nature of the evolutionary search methodology allows such designs to be used in many applications. Previous work on the evolutionary design of analogue circuits has focused on circuits that lie well within analogue application domain. In contrast, our paper considers the evolution of analogue circuits that are usually synthesised in digital logic. We have developed four computational circuits, two voltage distributor circuits and a time interval metre circuit. The approach, despite its simplicity, succeeds over the design tasks owing to the employment of substructure reuse and incremental evolution. Our findings expand the range of applications that are considered suitable for evolutionary electronics.
design. Typically, little conventional knowledge is used and Evolutionary Electronics uses a generate-and-test methodology.
EA are guided by numerical evaluations of circuit performance known as fitness. New candidate designs are generated through selection, recombination and random alteration (mutation). This method of design is often less dependent on the personal knowledge of designers and partly as a consequence, produces unconventional designs. A variety of evolutionary algorithms and approaches have been used in Evolutionary Electronics. While genetic algorithms (GAs) remain popular, forms of genetic programming (GP) and evolutionary strategy (ES) have produced some outstanding results. ES was first introduced in [2] . The ES can be a very simple search algorithm and use a population of two (as in 1 ? 1 -ES) and only mutation to generate new candidates. The third column of Table 1 gives information on types of EAs used in other published work.
One of the main aims of this paper is to investigate the potential of open-ended evolutionary circuit synthesis for the design of analogue circuits in applications that conventionally belong to the digital circuit domain. The functions we set as targets for evolution are typically performed by digital circuits that deal with analogue signals at their inputs and outputs and that usually incorporate analogue-to-digital converters and digital-to-analogue converters in their structures. The high level of complexity of the targeted functions makes it reasonable to expect the resulting circuits to be large in scale. The large scale requires that the methodology has an increased capacity to tackle the scalability problem. For instance, Koza et al. [3] developed analogue circuits that perform digital functions: the NAND circuit and the two-instruction arithmetic logic unit circuit. The circuits were modest in size (6 and 26 components after pruning) with average functioning accuracies of 4 and 10 % but required significant computing effort (2.2 and 43.6 mln evaluations, respectively) and required the methods to tackle the scalability problem using substructure reuse and parallel computing.
The first four targets are CCs whose primary tasks are to convert incoming voltages into one of four computational functions: cube root, cube, square root and square. Analogue CCs can suggest a limited number of mathematical functions instead of the redundant repertoire of digital logic-based CCs. CCs were previously designed in analogue circuits [4] [5] [6] [7] and in digital logic [8] .
The fifth and sixth targets are 4-output and 8-output VDCs that have one input and multiple outputs. The function of a VDC becomes easier to understand if we look at a single-source divergent neuron that has one dendrite and many axons with similar functionality [9] . The work of a single-source divergent neuron includes not only transporting the same signal from a single source to different locations, but also separating (disintegrating) the incoming signal and distributing the result among the outputs. 1 To analyse the analogue choice for VDCs before the digital choice, we must mention that in natural neural networks, all (graded and impulse) signals are essentially analogue [10] . Moreover, most of the up-to-date industrial sensors receive stimuli and transduce them into electric potentials in a pure analogue form. Koza et al. [7, 3] Square root Chang et al. [26] Low-pass filter Finally, the seventh target for evolution is a TIMC. A TIMC functions in a single analogue mode instead of using a number of digital operations inside an up-to-date laser rangefinder DAQ-2 [11] . Within the DAQ-2, the time interval metering function is performed by several digital circuits, and the rangefinder uses a laser beam to determine the distance to an object. The targeted analogue TIMC belongs to a class of devices that are known as time-to-amplitude converters. Timeto-amplitude converters generate a rectangular output pulse with a peak amplitude that is linearly proportional to the time interval between a START and STOP input pulse pair [12] . To our knowledge, this is the first attempt to achieve automatic synthesis of a time-to-amplitude converter circuit.
GP
The authors of this paper propose and investigate an open-ended ES-based analogue circuit synthesis tool to (a) design unconventional nonlinear, multi-output and time-dependent functioning analogue circuits, (b) design analogue circuits that can replace digital circuits in applications that conventionally use digital logic and (c) find much more efficient designs than those achieved using previous techniques.
The next section reviews previous work in this area. Section 3 introduces the seven problems in more detail. Section 4 describes the evolution technique. Section 5 presents the experimental results. The last section concludes the paper.
Previous work
Open-ended methods of evolutionary analogue circuit synthesis have been challenged with an important question [13] , ''Are such methods able to create solutions that, when realized in silicon, are valid and trustworthy enough?'' In [14] , the set of experiments have proven that the open-ended techniques enable the design of low/high-pass filters with topology-based robustness. In [15] , the frequencydiscriminator robust to wide temperature range was evolved with an open-ended GA, intrinsically in FPGA. [16] describes experiments that allowed adaptive in situ circuit reconfiguration in extreme temperature and radiation environments. In [17] , the unconstrained evolution successfully created analogue variability-tolerant CMOS circuits performing XOR and XNOR functions.
The literature review on that subject allows us to distinguish two approaches. The first is traditional and follows the paradigm wherein evolution is initially set to discover unconventional design, and the circuit is subsequently tuned to improve the robustness [1, 15, 16, 18, 19] .
The other approach proposes, at the outset, an evolutionary system targeted at producing robust designs [13, 14, 17] . In the current study, we adopt the first approach focusing on the exploration of the technique's capabilities to create novel designs, leaving the evolution of robustness for the next stage.
In the past, low-pass filters [1, 14, [18] [19] [20] [21] [22] [23] [24] , high-pass filters [1, 14, 19, 21, 25, 26] , amplifiers [15, [18] [19] [20] and CCs [4] [5] [6] [7] have been successfully synthesised with the help of EA. In [27] , spatially and temporally unconstrained evolution was applied to digital reconfigurable hardware-an FPGA. By allowing the full repertoire of behaviour that an FPGA can manifest, namely, allowing any connections among modules and allowing the evolution of granularity and synchronisation, the evolution was able to find an efficient electronic structure, which required 1-2 orders less silicon area to achieve the same performance as the conventional design. The natural behaviour of analogue components was initially exploited inside a digital circuit. Analogous to this approach, the unconstrained evolution in our previous endeavour to sharpen our technique was applied to the original analogue circuits in [24] , and excellent results were obtained (low-pass filters).
Studies [1] and [21] compared the GP and the GA. The first study used an analogy to a biology concept and compared different types of variable length genotype strategies; the second study used intrinsic evolution on real hardware for robustness purposes. According to [1] , the ''genotype length varying strategies'' refer to the way in which the lengths of the chromosomes are sampled by the EAs at each generation. It is easy to follow this idea if one looks at the sizes of the best circuits throughout generations. If the size at each subsequent generation does not decrease, then the varying strategy is an increasing length genotype (ILG); otherwise, it is an oscillating length genotype (OLG). The OLG strategy is a type of ILG in which the genotypes are also allowed to decrease in size. The main purpose of OLGs is to create pathways from larger to smaller genotypes with improved fitness values. The fifth column of Table 1 summarises the genotype length strategies utilised previously, including fixed, OLG and ILG. Table 1 summarises the foremost related literature in analogue evolutionary electronics. Most of the studies in the table focus on circuits such as filters and amplifiers (column 2), which are inadequate to meet the challenge of designing up-to-date evolutionary techniques, in our opinion. Therefore, in this paper, we decided to target much more complex analogue circuits, some of which have never been designed before. The choice of targets for the synthesis is based on the openended nature of our technique because we assume that the methods with constraints [28] [29] [30] [31] [32] and with pre-specified substructures [13, 26, 30, 31, 33, 34] are likely to be limited and after synthesis result only in conventional applications of analog circuits.
Based on the overall aim of the paper, our interest is analogue circuits for unconventional applications. This limits the search to the most relevant works of Thompson [27] and Koza [3] (the last column of Table 1 ). Other works have neglected to evaluate this category of circuits.
It is evident from Table 1 that the largest circuit that evolved after pruning was created by Koza et al. [7] in 1997. One of the reasons why the 14-year-old work is still the largest is the powerful computing support, multi-cluster system that enabled them to operate the largest population (1,320,000 [4] ) and the highest number of chromosome evaluations (6,700,000,000 [4] ) in the EHW domain.
Based on a literature survey, the previously reported designs were found to be analogue circuits with at most four outputs (column 9, Table 1 ). In contrast, with an evolutionary design of digital circuits, we could not find a similar example in the analogue domain, where that addresses the scalability problem caused by numerous inputs and outputs [8, [36] [37] [38] . One reason is that an analogue circuit with multiple outputs is often considered to perform complicated signal processing, thereby providing a package of high-ordered output signals (in time) to the outputs. The size of such a circuit may include hundreds of components, which significantly expand the search space. Thus, we took VDCs and TIMC in target cases 5, 6 and 7 as challenges for the proposed method and utilised incremental evolution. 2 To tackle the scalability problem, ''designers have introduced various approaches that can be divided into three classes: functional level evolution, incremental evolution (divide and conquer) and development'' [28] . The system at the EAs level is improved most frequently by exploiting novel techniques, such as substructure reuse, novel representations, multi-objectiveness, co-evolution and adaptation (columns 6 and 7 of Table 1 ). In this work, we utilise the functional level and incremental evolution approaches.
The ''divide and conquer'' approach is regarded as one of the most effective techniques that addresses the scalability problem. The basic idea was first introduced by Torresen in [51] . Many approaches have been developed in the digital domain (e.g., [36, 39, 40] ). However, an approach in which the task is decomposed into subtasks and then the subtasks are evolved independently and joined together is not useful in the design of analogue circuits. Therefore, few works have utilised this approach in the analogue domain [7, 29] (column 7). The physical nature of the electronic components that interact with each other by means of potentials and currents prohibit the use of the ''divide and conquer'' approach. This situation differs from that of digital circuits, where Boolean algebra rules, and where the complex task is decomposed by Shannon's expansion theorem or output decomposition [36] . Analogue sub-solutions cannot be easily connected to obtain the proper functioning solution. That is, two perfectly working analogue circuits, when connected to a common input, are not guaranteed to perform in the same way, and it is more likely that each circuit will disturb the functioning of its neighbour. In this regard, incremental evolution (also called as staged evolution [41] ) is found to be most suitable because the current subtarget evolves along with the previously evolved subtargets. In other words, if one has the already obtained a subsolution, when the second subsolution evolves, the first subsolution must participate in that evolution, and the subsolutions are encoded in the chromosome together.
The first four targets in the current study are devoted to CCs, which are among the most provoking issues for any automatic circuit synthesis system. For a decade, the largest analogue circuit in the field of evolutionary electronics was a square root circuit with 64 components [7] . In [4, 5] and [7] , Koza's GP circuit-constructing program trees with four kinds of functions were used. Automatically defined functions allowed certain substructures to be reused. The authors of [7] suggest judging the effectiveness of the evolutionary tool. By targeting the same arithmetic functions as in [7] and utilising an identical evaluation procedure (fitness function), one can directly compare the fitness values (average error), circuit size (economy) and PC time spent. In this paper, we took advantage of this opportunity. In [4] , two CCs were developed with an evolutionary technique similar to that described in [7] ; however, they used continuous time signals in time-domain simulations. Transient analysis of a circuit provides more robust circuits than DC analysis, despite the fact that more time is needed to complete the analysis. The patent in [6] presents the conventionally designed cubing CC, which was improved in [5] by the iterative refinement method. Both are compared in Sect. 5.
Introduction to the problems

Computational circuits
Computational circuits (CCs) apply a computational function to an incoming voltage. In this paper, we try to evolve CCs that perform the following computational functions: cube root, cubing, square root and squaring. Figure 1 outlines how an analogue CC can replace a set of digital logic.
Voltage distributor circuits
The conventional method of circuit design could easily model a neuron by utilising up-to-date digital signal processing units, such as controllers supplemented by analogue-digital and digital-analogue converters.
However, in comparison with digital circuits, analogue circuits are faster. This is because asynchronous circuits are not constrained by an arbitrary clock. Instead, they are only limited by physical and electro-magnetic interactions.
Furthermore, when compared with digital circuits, analogue circuits are economical both in power and silicon footprint [42] .
This issue becomes especially important if the difference in components between competing circuits reaches multiples of a hundred, such as can be the case in implementations of neural networks where the number of units (neurons) tends to be very large. Figure 2 gives a general view of a neuron model consisting of three digital circuit blocks. Our aim is to replace all three units by a single analogue circuit.
Our knowledge of neurons mostly concerns convergent neurons that integrate multiple signals from dendrites into a single signal that is transmitted to an axon. Divergent neurons are not as common in natural neural systems because of the convergent nature of neural networks, which are mostly composed of a wide variety of receptors that sense stimuli at a molecular level. That is, all stimuli enter a natural neural network at such a fine-grained level that the networks only have to merge the mosaic into pictures; thus, the network solves higher-level intelligence tasks such as cognition. However, most of the up-to-date industrial sensors do not possess such a feature. Thus, it is reasonable to target a circuit that simulates a divergent neuron that has the ability to separate the incoming voltages from sensors and distribute them among multiple outputs. Thus, the circuit is called a voltage distributor circuit (VDC).
The disintegration task for each output of a VDC involves a filter-like mode that passes the input signal located within a particular voltage band without any change in the form of the signal. For a 4-out VDC, the band-pass for each output equals 5 V/4 = 1.25 V; the first output passes voltages from 0 to 1.25 V, the second passes voltages from 1.25 to 2.5 V, the third passes voltages from 2.5 to 3.75 V and for the fourth, the band-pass is 3.75-5 V. For both of the VDCs, we were unable to find any existing device or published works that described an analogue or digital circuit that performs a similar task. Thus, we chose to determine the potential of the evolutionary technique.
TIMC for the laser rangefinder
A laser rangefinder is a device that uses a laser beam to determine the distance to an object. The most common laser rangefinder operates on the time of flight principle by sending a laser pulse in a narrow beam towards the object and measuring the time taken by the pulse to be reflected off the target and returned to the sender [11] . The distance is given by:
where c is the speed of light and T is the amount of time for the round-trip between the device and the target. A typical laser rangefinder has two main parts: an optical part and an electrical part. The optical block sends the laser beam and receives the reflection, which provides the electrical block with two voltage pulses. The electrical block then uses these pulses to calculate the distance. As a prototype, we took the artillery quantum rangefinder DAQ-2 [11] with the following specifications:
• a working range of 0.27100 km, • a measurement accuracy of 6730 m,
• a pulse width of 50 ns; a fall/rise time up to 5 ns; an amplitude of 9 V for the first pulse; an amplitude of 6 V for the reflected pulse.
• a required power supply of 29 V. The main part of the electrical block of a laser rangefinder is the time-interval metre sub-block. The working principle of a conventional time interval metre subblock consists of three functional stages.
(1) In the first stage, two electrical pulses received from an optical block are reshaped into the voltage gate pulse: the first incoming pulse is caused by the laser beam sent towards a target, and the second pulse is generated by the beam reflected off the target. The gate pulse is a pulse with a constant potential that should have the same time-width as the interval between the two narrow pulses caused by a laser beam. (2) In the second stage, the gate pulse (i.e., the time interval of the gate pulse) is filled by clock signals from the crystal oscillator. According to (1), the gate pulse width varies from approximately 0.667 ls for the smallest measured distance (0.1 km) to 0.667 ms for the largest measured distance (100 km). (3) Finally, the number of pulses contained in the packet is counted. The result of counting in binary code is sent to a decoder for further conversion into decimal code. Figure 4 is a general schematic of the time-interval metre sub-block of the up-to-date laser rangefinder. Based on the description available to the public, we attempted to synthesise an analogue circuit that is able to unite Stages (1), (2) and (3) described above by receiving two pulses from an optical block and producing a particular constant voltage. The linear correlation between the time gap and the voltage produced is set and ranges between 0 V (for a distance 0 km) and 5 V (for a distance of 100 km). The targeted time-interval metre sub-block based on an analogue circuit is shown in Fig. 5 . The targeted TIMC replies to arbitrary incoming pulses are shown in Fig. 3c .
Thus, the first four evolutionary targets are interesting because they provide a chance to compare the results with those of previous designs and to judge the potential of the approach. The fifth and sixth targets are interesting because they represent the multi-output class of analogue circuits, which is always a challenge for any automatic synthesis tool. Finally, the last target is chosen because it represents a From left to right, there are two pulses coming in from an optical block, 9 and 6 V, which are separated by the time required for the beam to be reflected and returned. The pulses are converted to a digital form by an ADC and then transformed to a gate pulse by gate circuit. A selector circuit fills the gate with clock pulses from a crystal oscillator. A pulse counter circuit obtains the packet of pulses from the selector circuit and counts the clock pulses. A decoder converts that count to a decimal form real world problem in which the targeted solution is customised for a particular application.
The evolutionary technique
Encoding and embryo circuits
We use three types of components to synthesise the computational circuits: Qn, the n-p-n bipolar transistor; Qp, the p-n-p bipolar transistor; and R, a resistor. We use an additional component capacitor (C) for the TIMC, and we use two additional components for the two VDCs: an inductor (L) and a capacitor (C). A linear (direct) circuit representation similar to the one exploited in [1] is proposed, where every component of a circuit is represented as a particular gene, and each gene consists of exactly four loci that correspond to the component's features: name, node, number and parameter (except for Qn and Qp). Thus, a targeted circuit is represented by a column of genes, which is called the ''chromosome'' of that particular circuit. The genes in Fig. 6 appear exactly the same as the component lines in the PSPICE netlist; thus, there is no need to convert the genotype into a netlist. This type of coding simplifies the terminology; thus, the following terms can be used interchangeably: ''circuit'' and ''chromosome'', ''component'' and ''gene'', and ''population'' and ''netlist.''
The embryo circuit is a group of components (including a source(s) of input signal(s)) that is predetermined for a particular circuit. Generally, these components are located at the circuit's inputs and outputs.
We defined the embryo circuit for all the CCs in the same way: a pulse voltage source, a source resistor (Rsource = 1 kX) and a load resistor (Rload = 1 kX).
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From Optical block To Decoder These three components in Fig. 7a compose the embryonic circuit and are absolutely identical to the ones in most of the works listed in Table 1 . The embryo also has two sources of direct voltage, which suggests that either ?15 or -15 V (or both) could be used such that the initial node number is five. Figure 7b , c show an embryo for a 4-out VDC and an 8-out VDC. The first embryo consists of a source with a piecewise input signal (V_IN), a resistor (Rs) and four load resistors (Rl1…Rl4). The second embryo consists of a source with a piecewise input signal (V_IN), eight source resistors (Rs1…Rs8) and eight load resistors (Rl1…Rl8). Both embryos also have two direct voltage sources; thus, the sources could be 15 or 1.5 V (or both). As shown in the figures, the embryo for an 8-out VDC has eight parallel source resistors, while that for the 4-output circuit has only one. This difference is caused by the different techniques applied to synthesise the circuits.
The TIMC of the laser rangefinder consists of two inputs with source resistors and one output with a load resistor (Fig. 8a) . The evolution method can choose whether to use the direct voltage source ?15 V. 
Unconstraining the evolution
The ability of unconstrained evolution to synthesise unconventional designs is well described in [15] . To reach our targets, we neither provided any prescribed substructures nor set any constraints for the whole process.
In [43] , we introduced ''the absolutely unconstrained evolution for analogue LCRQQ circuits'' in which no circuit-structure-checking rules were applied. We also did not prohibit the formation of loops of components during circuit growth. A loop is a component or a group of components in addition to the main circuit that either does not connect to the main circuit or connects to it only via a single node. Loops may not influence the functionality of the main circuit. However, they carry the neutral mutations [27] .
To maximise the portion of circuits accepted by the simulation software, transient analysis is used for the evaluation instead of DC-analysis, which considerably decreases the number of invalid chromosomes and allows the multitude of individuals that could be carrying the right structures to pass on to the next generation. For more information on unconstrained evolution, see the previous works [24] and [43] . At this stage, the embryo is cloned to the population number; then, every clone is grown randomly with the help of the starting components described in Sect. 3.1. Due to the randomness of the process and the unconstrained rules according to which growth takes place, approximately half of the first population is valid for simulation. However, the last chromosomes are parents to almost completely valid offspring (only 3-5 % of invalid circuits per population during later generations).
The Stage 2 applies particular parameters of ES, such as mutation rate, population size, selection criteria (fitness function) and termination terms. First, the Stage 2 receives the whole population size P with a fitness value assigned to each chromosome from the previous stage. According to the prescribed selection value, S% (usually from one chromosome to 50 % of the total population), the Stage 2 chooses the best S% of the chromosomes as parents for the next generation. Then, the Stage 2 clones each of the selected parents in the amount (P * S/100) per individual that makes the population complete again.
After that, the mutation procedure is applied to every individual. There are six types of mutations:
• Add_new_component_mutation (ANEM);
• Delete_component_mutation (DEM);
• Circuit_structure_mutation (CSM), which includes the following three subtypes: component_name_mutation, component_pin_mutation and component_parameter_ mutation;
• Substructure_reuse_mutation (SRM), in which the group of genes is modified during one procedure because it is just another form of chromosome modification.
Each mutation modifies M% of the total amount of a chromosome, where M% is the prescribed mutation rate (usually between 0 and 10 %). Because each gene contains exactly four loci, the ANEM and DEM modify the chromosome by four loci, whereas CSM mutates one locus. Thus, to mutate 5 % of the chromosome with 20 genes (80 loci) means modifying only four loci, which is achievable by applying either one ANEM or one DEM procedure or by applying CSM four times. ANEM and DEM also regulate the development of the chromosome. For example, if the circuit is growing too fast without considerable improvement of its functionality (fitness value), then it is reasonable to launch the DEM; if the fitness growth has stuck, adding an extra component to the circuit by ANEM will revive the search. The CSM is most helpful in retaining the size of the growing chromosome. It is devoted to searching for a better solution within the given number of genes of the chromosome. It will mutate the circuit's structure, components' types and components' parameters generation by generating until the fitness stops improving. Finally, the SRM is used when multiple attempts using ANEM and DEM do not improve the fitness. SRM recalls fragments (substructures) of the best chromosomes from the past generations and joins them to the current circuit structures. To utilise this procedure, the substructure database has to select, memorise, compare and replace substructures at each generation. Altogether, a CSM-ANEM-DEM-SRM combination maintains the chromosomes' lengths in a population within a limited range and enables the evolution to focus on its search inside this range while simultaneously allowing chromosomes to grow gradually. Figure 8c represents the fragments of the circuit size and its fitness during evolution. The size of the circuit grows gradually from 5 to 20 components, while the fitness value of the best circuit falls (improves). It can be seen that ANEM improved the fitness in generations 24, 26, 27 and 33; DEM improved the fitness in generations 17, 22, 23, 28, 29 and 31; and SRM improved the fitness at generations 14, 21 and 30 with substructures consisting of 6, 6 and 2 components, respectively. The rest of the evolution is ruled by CSM (1-13, 15-16, 19-20, 25 and 32). In general, the behaviour of the chromosomes' length during evolution corresponds to the ''oscillating length genotype strategy'' proposed in [1] , where the chromosome's length can grow or shrink.
After receiving the circuit from the ES in Stage 2 (see Fig. 8b ), Stage 3 uses PSPICE and simulates and saves the results in an out-file. PSPICE is exploited in non-interactive batch simulation mode.
Stage 4 invokes the fitness function. It reads all the chromosomes one by one from the out-file, evaluates them, assigns fitness, selects the best S%, determines their ranges and sends the results to Stage 2.
Substructure reuse mutation (SRM)
The substructure reuse method is well explained and widely instantiated in [44] , where Koza uses direct encoding in a different representation (in the form of LISP software sub-programs). Thus, the idea of sub-structures utilised in this study is similar to that used by Koza. In our case, as mentioned in Sect. 2, the substructures could not be prescribed due to the nontrivial nature of the targets and, thus, were automatically created during the evolution. The effectiveness of SRM depends directly on the size of the substructures to be reused: as the size of the substructure increases, the mutation (number of loci) it brings to a chromosome also increases. Because the junction points for a substructure inside a circuit are chosen using a random process, the substructure with a large amount of components E1 has more possible ways (N E1 ) to be connected to a circuit containing N nodes than the substructure with fewer components E2 connected to the same circuit, N E1 [ N E2 , where E1 [ E2. Thus, as the size of the substructure increases, the population size required to contain enough diversity from the combination of two structures also increases. We limited the substructure size to six components with a maximum population size of 30,000 chromosomes based on a series of experiments, which verified that larger substructures rarely help evolution.
As experiments reveal, this approach succeeded in all the target cases except the 8-output circuit and TIMC. In these cases, the problem was a lack of computing power to evolve larger populations with longer chromosomes, which is known as ''the scalability problem'' [36] . As soon as the circuit reached 50-60 components in size, the fitness improvement stopped despite the use of all types of mutation procedures. To tackle this issue, we utilised incremental evolution.
Incremental evolution
As mentioned above, incremental evolution is introduced for the design of 8-output VDCs and a TIMC. Each task is decomposed into subtasks and is performed step by step in an automatic mode. The design task and fitness function are incremented each time the current task is solved.
For an 8-out VDC, a total of eight subtasks corresponding to eight subcircuits are set. Each subcircuit is responsible for obtaining an incoming signal and producing an output signal to its own output pin. The first task is to design the first subcircuit; the second task is to design the first and second subcircuits; the third task is to design the first, second and third subcircuits and so on. Finally, the eighth task is to design all eight subcircuits, that is, the whole VDC. The evolution starts from the first subcircuit and upon its completion, moves to the next one. The main advantage of such an approach is the ability to start the evolution of the next subcircuit (i.e., the third) with the previously evolved subcircuits (i.e., the first and second). Because the subcircuits perform similar functions independently, namely, to pass a particular voltage band and stop the rest, the evolution's task (except the first subcircuit) is to reprocess the previously evolved subcircuits into a new subcircuit with its own pass band.
Thus, there are two types of substructure reuse that we implement in the frame of the 8-out VDC. The first one mentioned in Sect. 4.4 is applying one of the mutations (SRM) to chromosomes when they are stuck in terms of fitness growth. Another type of reuse is applied during the transition from one subcircuit to another. If the first type of substructure is limited to six components, the size of the second is unlimited; if the place for the first substructure is randomised, the place for the second one is definite, i.e., between the corresponding source and load resistors of embryo in Fig. 7c .
For TIMC, we initially tried to develop the whole circuit at once without exploiting task decomposition, but the evolution failed to converge to an acceptable solution. Then, the problem was divided into two subtasks. The first one was to develop a subcircuit that produced a two-input-one-output gate pulse, and the next one was to develop a one-input-one-output subcircuit in series with the first subcircuit.
Because both experiments ran non-stop throughout all the substages, a dynamic fitness function similar to the ''adaptive fitness schedule'' was introduced from [19] , that is, the fitness function was incremented ''whenever the current fitness threshold is reached by at least one chromosome in a population''.
Solving the generalisation problem
The problem of generalisation appears when the validity of the circuit function is limited to the source signals used during evolution and does not extend to arbitrary signals. In the proposed work, the problem of generalisation has been solved by sampling the source signals.
For CCs, it is enough for the voltage source to form a pulse signal rising from -250 to ?250 mV for the cube root, cubing and squaring and from 0 to ?500 mV for the square root. Thus, for the proper functioning of circuits it is sufficient to develop them based on the simplest input.
For both VDCs as input signals, we take the piecewise asymmetrical form starting from 0 V and going up to 5 V for 3.5 s and down to 0 V in the last 1.5 s (the upper graph in Fig. 3a) .
For the TIMC, the situation is more complicated because instead of changing a signal form, we set a number of coupled incoming signals with different time intervals between them. In the first substage, for the gate pulse forming subcircuit, we developed three coupled signals (corresponding to 0.5, 20 and 100 km) from a subcircuit generalised for the rest of the cases. For the second subcircuit, we initially tried the same three coupled signals, but the resulting circuit was unable to function for an arbitrary distance. Then, we tried five signals and failed again. Finally, we found that the minimum number of input signals (pair of signals) should be six. As the number of input signals increases, the precision of the circuit function improves. Thus, we used seven cases of coupled signals corresponding to distances of 0.4, 2, 10, 30, 45, 65 and 95 km. Thus, every chromosome of a population at each generation is tested seven times for seven different incoming signals, and seven fitness cases compose the final fitness value for that particular chromosome by a simple sum. Therefore, seven was chosen as a compromise between precision and computing time.
Fitness function
For all the design cases, the fitness value is set to the sum over p fitness cases of the absolute weighted deviation between the target value and the actual output value voltage produced by the circuit:
where V i ideal is the voltage at the ith point for the ideal response, and V i measured is the voltage obtained at the ith point for the evolved circuit. p equals 21 time-points for the CCs, 81 for the VDCs and 11 for TIMC. The fitness penalises the output voltage by 10 if it is not within a specified percent range of the target voltage value.
For TIMC, where the output from the circuit is supposed to be a constant voltage, all eleven measured points are equidistant within a range of 1 to 10 ms, which is sufficient for the analogue-to-digital converter (ADC) to catch up with the signal for further coding.
The dynamic fitness function is scheduled for subcircuits of VDCs and TIMC for each incremental substage as a simple sum of the fitness values of all subcircuits evolved at the time:
where F i is a fitness value of the subcircuit that can be calculated by (1) and where i equals 8 for an 8-out VDC and 2 for TIMC.
We set the following condition as the termination criterion: the fitness value does not improve over 20 consecutive generations.
Experiment implementation and ES parameters
The PSPICE default model and distribution parameters are used during all experiments for all kinds of components. For instance, the bipolar transistor parameters are IS = 0. [45] . OrCAD PSpice-10.3 is utilised as the simulation software in a non-interactive batchmode. All the circuits were tested on the output voltage (V_OUT) at the load resistor Rl (Figs. 7, 8a) .
The evolution method uses 84 values for the inductors (from 1E to 9H) and capacitors (from 1E to 12F) and 96 values for the resistors (from 1.8 X). All the values are from the E-12 series, i.e., there are seven and eight decades corresponding to 12 parameters each.
The ES with a linear representation and oscillating length genotype is utilised. We used different selection rates for different targets: 10 % for CCs, 1 % for the VDCs and 0.2 % for TIMC. The ES deserves the name 'simplest EA' because it does not require the crossover operation: all the offspring chromosomes are identical to a corresponding parent. A mutation rate of 5 % is applied to each chromosome by one of the mutation instruments described in Sects. 4.3 and 4.4.
A population size of 30,000 chromosomes is set. We use five PCs with Intel Core 2 Duo/2 GHz processors running at the same time, independent of each other.
Experimental results
The computational circuits
The results presented for the CCs are the best out of five experiment setups for each case with different seeds for the random number generator.
The data for all 20 runs is presented in Table 2 , where the best runs are marked in bold. The average time per run is 43 h. The best-of-run circuit (Fig. 9) for the square root circuit has 23 components with a fitness of 0.194. The best-of-run circuit (Fig. 10) for the squaring circuit has 35 components with a fitness of 0.0302.
The best-of-run circuit (Fig. 11) for the cube root circuit appeared at generation 152 and had 39 components with a fitness of 0.2508. The best-of-run circuit (Fig. 12) for the cubing circuit appeared at generation 78 and had 44 components with a fitness of 0.00614.
The schematics published in [4] [5] [6] [7] enabled us to source-code them, analyse their netlists in PSPICE and obtain the fitness values that are appropriate for comparison. Both the DC and transient analyses gave us identical results for each schematic, which, together with other published results, enabled us to aggregate all the data into Tables 3 and 4 . The values in the column under the name ''Improvement (times)'' in Tables 3 and 4 are calculated by the formula: Improvement = min (value_from_work_ [7] , value_from_work_ [4] , etc.)/proposed_work_value. The values highlighted in bold are the best for each parameter from other studies. We obtained exactly the same fitness values for some circuits from [7] . Thus, we conclude that we chose proper transistor models (SPICE default models) and other simulation parameters. The extreme right column of the tables provides a relative comparison between the value received in this paper and the best corresponding values from the past. As shown, for 15 out of 16 comparable positions, our results are considerably better. Notably, the best by size (12 components) conventionally designed cubing circuit from [6] has an average error (7.13 mV) 25 times larger than that of the cubing circuit (44 components) we developed (0.29 mV).
VDC
For each run of the VDC, the evolution time of the 4-out voltage distributor was 123 h. The best-of-run circuit (Fig. 13) The evolution time of 8-out voltage distributor was 344 h, which is approximately 43 h per subcircuit.
The best-of-run circuit (Fig. 15 ) appeared in the 629th generation and had 138 components (embryo excluded) and included 38 resistors, 8 capacitors, 7 inductors, 46 NPN transistors and 39 PNP transistors, with the best overall fitness of 1.757. Table 5 highlights the detailed information from the incremental substage: the best fitness, the component number of the evolved subcircuit and the successful generation number.
The most ideal function, with a fitness of 0.028, was produced by out-pin no. 2, which is responsible for the band 0.625-1.25 V; the worst reply, with a fitness 0.797, was at out-pin no. 7 in the band 3.75-4.375 V. Figure 16b shows the aggregated transient reply of the circuit for the incoming piecewise signal (Fig. 16a) .
To verify that we overcome the problem of generalisation, we applied different arbitrary signals to the developed 8-output voltage distributor. Figure 16c shows a piecewise signal that is more complicated than the one applied during evolution, and Fig. 16d shows the corresponding transient reply at the outputs. Figure 16e , f show the arbitrary exponential signal and its transient response.
The time interval metre circuit
Only one run was needed for the evolution of the TIMC. It took approximately 1 week to design the whole circuit, where 17 % of the time was spent on the first subcircuit, and the remaining 83 % was spent on the second one. The primary task of the first subcircuit, which had two inputs and one output, was to provide a gate pulse consisting of 31 components. The second subcircuit, which accepts a gate pulse and produces the required constant voltage, consists of 56 elements. The whole design consisted of 87 components, which include 29 resistors, 26 p-n-p transistors, 17 n-p-n transistors and 15 capacitors. The best fitness of the first subcircuit is 0.906, and the final fitness of the TIMC reached 1.137 in generation 64 (Fig. 17) .
The performance analysis performed with PSPICE enables us to measure the generality of the circuit by tracing the dependence of circuit replies on a swept parameter. If we take the absolute average deviation from the ideal circuit response as a swept parameter and apply it to a family of waveforms, we produce a trace that is a function of the variable that changed within the family. As shown in Fig. 18b, c , which indicates the absolute average deviation along 1,000 equidistant circuit replies, the measurement accuracy of TIMC could be approximately split into three groups: 3 m for a distance range of 0.172.5 km, 16 m for 2.5715 km and 54 m for 157100 km. In comparison with a conventional digital TIMC, where the measurement accuracy varies within 6730 m, it should be mentioned that for shorter distances, the analogue TIMC provides more accurate measurements and, in general, looks quite competitive. An analysis of circuit replies (Fig. 18a) indicates that the most stable output voltages are produced between 2 and 4 ms. This fact sets the sampling rate for the ADC mentioned in Sect. 4.7 ( Fig. 5 ) to 2 kHz. Moreover, as was mentioned in Sect. 4, while solving the generalisation problem, we noticed that the accuracy of measurements depends directly on the number of input cases during the evolution. Thus, it is logical to conclude that reaching the same accuracy for longer distances (30 m), and even exceeding it, is just a matter of computing time; however, this assumption needs to be proven experimentally. Fig. 17 The developed TIMC, which consisted of 2 subcircuits: the first subcircuit (dashed) passes the gate pulse to the second subcircuit (Color figure online) 
Conclusion
In this paper, we described the application of ES to the synthesis of unconventional nonlinear, multi-output and time-dependent functioning analogue circuits. All the evolved examples are complex analogue circuits that are able to replace digital circuits in their conventional applications. To succeed with the first target, we utilised a linear representation, oscillating length genotype strategy and six types of mutations, including substructure reuse. To succeed with the last two targets, we applied incremental evolution and a dynamic fitness function that led us to the circuits with the largest component number in the field of analogue evolutionary electronics: 138 for the 8-out VDC and 87 for TIMC. The strength of the technique was also proven by directly comparing the CCs with previous CCs.
One of the main targets of this paper is to demonstrate the new applications for analogue circuits synthesised by evolutionary methods. The designed circuits compete with digital ones in a number of features, such as economy in circuit components, lower voltage supply and faster signal processing. As mentioned in Sect. 2, the methodology presented does not design robust and industrial-strength circuits, which could be considered the main drawback of the approach. The circuits evolved require further refinement. Therefore, future work should focus in that direction.
The human ability to design analogue circuits has some limits, which is supported by Aaserud's ''the analogue dilemma'' [46] : ''Analogue circuit design… usually stretches over a significant period of time and is performed by designers with a large portfolio of skills. It is therefore considered by many to be a form of art rather than a science.'' In this sense, the targets for the evolution in this paper are selected from a prospective application domain that is problematic for conventional design.
Indeed, the best by size (12 components) conventionally designed cubing circuit [6] (Table 4) has an average error of 7.13 mV, which is 25 times larger than that (0.29 mV) of the cubing circuit (44 components) developed in this work. Moreover, during evolution an intermediate result with a fitness of 7.27 was obtained in Human designers with substantial practical experience in the design of analogue and digital circuits have been attempting to design 4/8-output VDCs and TIMC. With respect to the VDC, the designer draws the conclusion that it is possible to design this circuit purely with analogue components (Fig. 19 ), but it may take an unreasonable amount of time and effort. The voltage controlled oscillator (VCO) modulates the incoming voltage signal through frequency. The modulated signal comes in the bandpass filters (BPF), each of which is tuned to its own pass band. Particular signals passed through the BPFs then are demodulated by analogue demodulators. The drawback of this purely analogue circuit is that each path starting from the BPF input up until the circuit output is independent of the other. Thus, the signals at all N outputs are asynchronous. As a result, problems may result if someone further utilises signals from the outputs to recreate the original signal, for example. Therefore, synchronisation is required at the circuit outputs, which could be set as digital or as analogue. While the first one requires the introduction of additional digital devices and comes at the cost of increased complexity in timing analysis, the last one requires cumbersome transformers. In any case, even without synchronisation, both (4-and 8-output) VDC circuits require a much higher number of components than those obtained using the evolution method.
Considering the TIMC, the designers conclude that the problem is not in the design of the TIMC itself but rather in reaching such performance features as ''usable distance/time range'' and ''measurement accuracy.'' Meanwhile, with the use of purely analogue components, there is no visible methodology for making the circuit, while the digital approach to this task has been well-known for many years [11] .
The main idea of the proposed technique for future applications is the system's ability to design an analogue system-on-a-chip (ASOC), where all parts of the proposed electronic system are integrated into a single integrated circuit (IC) chip. Conventionally, SOC ''may contain digital, analogue, mixed-signal and often radiofrequency functions -all on a single chip substrate'' [47] . Unlike the proposed concept of ASOCs, conventional SOCs are supposed to contain digital and mixed analogue-digital signals; the proposed ASOC only contains analogue components that process purely analogue signals. The advantages that this technology may bring to potential users in comparison with conventional SOC are as follows:
1. The system is compact and is located in one crystal. This advantage is based on economising synchronisation circuits and other redundant circuits that are required to support digital logic inside ICs. Moreover, as is presented in this paper, EHW suggests considerable economy in terms of number of components in comparison with human-designed analogue circuits. 2. The system has decreased power consumption. This feature results from the compactness as well as the inherent nature of analogue electronics. Furthermore, the evolutionary approach enables a designer to set the preferable power supply as one of the objectives. This feature is especially pertinent given trends in global energy efficiency.
In this sense, CCs, 4/8-output VDCs and TIMC may be regarded as ASOCs. The functions that these systems perform are quite simple from the point of view of the digital designer, but they are difficult issues for analogue specialists. The last two targets do not exist in analogue circuitry, but in digital circuitry they comprise the majority of digital circuits. Many applications may benefit from the proposed technique, including those that utilise sensors and require tiny sizes and low power consumption, such as wearable electronics [48] and embedded systems [49] .
